Design of Bypassing Multipier with Different Adders
نویسندگان
چکیده
منابع مشابه
Design of Adders with Current-mode Gates
The paper deals with the problem of designing digital circuits based on the current-mode gates novel digital elements operating with constant, continuous power supply current. The purpose is the provision of a high level of the noise immunity of the chips which compose both analog and digital circuits. The logical properties of this gate basis and several identities for conversing expressions f...
متن کاملLow power high speed bypassing based multipliers with modified adders for dsp applications
Braun multiplier is one of the parallel array multipliers, which is used for unsigned numbers multiplication. This paper presents different techniques for optimizing the multiplier in power and delay parameters. The dynamic power of a multiplier can be reduced by using bypassing techniques and delay can be reduced by replacing ripple carry adder in the last stage of full adders by optimized add...
متن کاملOn the Design of Multibit SET Adders
Single-Electron-Technology (SET) is one of the future technologies distinguished by its small and low power devices. SET also provides simple and elegant solutions for threshold logic gates (TLG’s). This paper presents the design of an optimal TLG adder implemented in SET. It provides a detailed procedure for designing capacitive– input SET TLG’s for building the adder. The paper also presents ...
متن کاملOn the Design of SET Adders
Single-Electron-Technology (SET) is one of the future technologies distinguished by its small and low power devices. SET also provides simple and elegant solutions for threshold logic gates (TLG’s). This paper presents the design of an optimal TLG adder implemented in SET. It provides a detailed procedure for designing capacitive– input SET TLG’s for building the adder. The paper also presents ...
متن کاملDesign and Implementation of different types of efficient parallel prefix adders
In Very Large Scale Integration (VLSI) designs, Parallel prefix adders (PPA) have the better delay performance. A parallel prefix adder involves the execution of the operation in parallel which can be obtained by segmentation into smaller pieces. The binary addition is the basic arithmetic operation in digital circuits and it became essential in most of the digital systems including Arithmetic ...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
ژورنال
عنوان ژورنال: Universal Journal of Electrical and Electronic Engineering
سال: 2014
ISSN: 2332-3280,2332-3299
DOI: 10.13189/ujeee.2014.020501